



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/764,179	01/23/2004	Hiroaki Murakami	SUZU1270	7863
25094	7590	06/28/2005	EXAMINER	
DLA PIPER RUDNICK GRAY CARY US, LLP			CHANG, DANIEL D	
2000 University Avenue			ART UNIT	
E. Palo Alto, CA 94303-2248			PAPER NUMBER	
			2819	

DATE MAILED: 06/28/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

AK

<b>Office Action Summary</b>	Application No. 10/764,179	Applicant(s) MURAKAMI ET AL.	
	Examiner Daniel D. Chang	Art Unit 2819	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 23 January 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3,5-11,13 and 15-20 is/are rejected.
- 7) ☒ Claim(s) 2,4,12 and 14 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 January 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1, 3, 5-11, 13, and 15-20 are rejected under 35 U.S.C. 102(a) as being anticipated by Applicant's Admitted Prior Art ("AAPA" hereinafter).

Regarding claim 1, AAPA disclose, at least in Fig. 5, a system comprising:

a first logic circuit (510) configured to receive one or more logic circuit input signals (Bin, Ain) and to generate a logic circuit output signal (xor\_out); and

a multiplexer (520) configured to receive the logic circuit output signal (xor\_out) and one or more additional signals (C) as multiplexer input signals, wherein the multiplexer is configured to receive a select signal (sel, sel\_b) that controls the multiplexer to select one of the multiplexer input signals to be provided as a multiplexer output signal;

wherein when the select signal controls the multiplexer to select the logic circuit output signal as the multiplexer output signal, the first circuit operates in a first mode (logic circuit selected mode), and when the select signal controls the multiplexer to deselect the logic circuit output signal as the multiplexer output signal, the first circuit operates in a second mode (logic circuit deselected mode).

Regarding claim 3, AAPA disclose, at least in Fig. 5, that when the first logic circuit operates in the second mode, the logic circuit output signal contains fewer data transitions than

Art Unit: 2819

when the first logic circuit operates in the first mode (when there are less transition at the logic circuit input than at the MUX input).

Regarding claim 5, AAPA disclose, at least in Fig. 5, the first logic circuit operates according to a first truth table in the first mode and according to a second truth table in the second mode, and wherein the first truth table is not identical to the second truth table (see Fig. 2 and 3).

Regarding claim 6, AAPA disclose, at least in Fig. 5, 6. The system of claim 1, wherein the first logic circuit functions as an XOR gate (510) in the first mode.

Regarding claim 7, AAPA disclose, at least in Fig. 5, that the first logic circuit functions as an XNOR gate (output of 510 functions as an XNOR respect to the input signals B<sub>b</sub> and A<sub>in</sub>) in the first mode.

Regarding claim 8, AAPA disclose, at least in Fig. 5, that the multiplexer is configured to invert (by 521) the logic circuit output signal when the first logic circuit is selected.

Regarding claim 9, AAPA disclose, at least in Fig. 5, that the multiplexer is configured to receive only 2 multiplexer input signals (xor\_out and C).

Regarding claim 10, AAPA disclose, at least in Fig. 5, that the multiplexer is configured to receive more than 2 multiplexer input signals (select line can be interpreted as input signal).

Method Claims 11, 13, and 15-20 are essentially the same in scope as apparatus claims 1, 3, and 5-10, and are rejected similarly.

***Allowable Subject Matter***


Claims 2, 4, 12, and 14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

*Conclusion*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel D. Chang whose telephone number is (571) 272-1801. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael J. Tokar can be reached on (571) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Daniel D. Chang  
Primary Examiner  
Art Unit 2819

dc

**DANIEL CHANG  
PRIMARY EXAMINER**